Part Number Hot Search : 
74HCT540 AP9414GM SE95DP DM74A DTA115 05040 10H60 90K65P
Product Description
Full Text Search
 

To Download PYX28HC64-12L32MB Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  document # eeprom107 rev or revised august 2011 pyx28hc64 8k x 8 eeprom features access times of 70, 90, and 120ns single 5v10% power supply simple byte and page write low power cmos: - 40 ma active current - 200 a standby current fast write cycle times software data protection fully ttl compatible inputs and outputs endurance: 100,000 cycles data retention: 100 years available in the following packages: C 32-pin ceramic lcc (450 x 550 mils) C 28-pin 600 mil ceramic dip functional block diagram pin config urations lcc (l6) dip (c5-1) description the pyx28hc64 is a 5 volt 8kx8 eeprom using foating gate cmos technology. the device supports 64-byte page write operation. the pyx28hc64 features data and toggle bit polling as well as a system software scheme used to indicate early completion of a write cycle. the device also includes user-optional software data protection. endurance is 100,000 cycles and data retention is 100 years. the device is available in a 32-pin lcc package as well as a 28-pin 600 mil wide ceramic dip.
pyx28hc64 - 8k x 8 eeprom page 2 document # eeprom107 rev or dc electrical characteristics (over recommended operating temperature & supply voltage) (2) sym parameter value unit v cc power supply pin with respect to gnd -0.3 to +6.25 v v term terminal voltage with respect to gnd (up to 7.0v) -0.5 to +6.25 v t a operating temperature -55 to +125 c t bias temperature under bias -55 to +125 c t stg storage temperature -65 to +150 c p t power dissipation 1.0 w i out dc output current 50 ma maximum r atings (1) recommen ded operating conditions grade (2) ambient temp gnd v cc military -55c to +125c 0v 5.0v 10% capacita nces (4) (v cc = 5.0v, t a = 25c, f = 1.0mhz) sym parameter conditions typ unit c in input capacitance v in = 0v 10 pf c out output capacitance v out = 0v 10 pf sym parameter test conditions min max unit v ih input high voltage 2.0 v cc + 0.5 v v il input low voltage -0.5 (3) 0.8 v v hc cmos input high voltage v cc - 0.2 v cc + 0.5 v v lc cmos input low voltage -0.5 (3) 0.2 v v ol output low voltage (ttl load) i ol = +5 ma, v cc = min 0.4 v v oh output high voltage (ttl load) i oh = -5 ma, v cc = min 2.4 v i li input leakage current v cc = max v in = gnd to v cc -10 +10 a i lo output leakage current v cc = max, ce = v ih , v out = gnd to v cc -10 +10 a i sb standby power supply current (ttl input levels) ce v ih , oe = v il , v cc = max, f = max, outputs open 3 ma i sb1 standby power supply current (cmos input levels) ce v hc , v cc = max, f = max, outputs open, v in v lc or v in v hc 250 a i cc supply current ce = oe = v il , we = v ih , all i/o's = open, inputs = v cc = 5.5v 40 a notes: 1. stresses greater than those listed under maximum r atings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specifcation is not implied. exposure to maximum rating conditions for extended periods may affect reliability. 2. extended temperature operation guaranteed with 400 linear feet per minute of air fow. 3. transient inputs with v il and i il not more negative than -3.0v and -100ma, respectively, are permissible for pulse widths up to 20ns. 4. this parameter is sampled and not 100% tested.
pyx28hc64 - 8k x 8 eeprom page 3 document # eeprom107 rev or sym parameter -70 -90 -120 unit min max min max min max t avav read cycle time 70 90 120 ns t avqv address access time 70 90 120 ns t elqv chip enable access time 70 90 120 ns t olqv output enable access time 40 50 60 ns t elqx chip enable to output in low z 10 10 10 ns t ehqz chip disable to to output in high z 50 50 50 ns t olqx output enable to output in low z 10 10 10 ns t ohqz output disable to output in high z 50 50 50 ns t avqx output hold from address change 0 0 0 ns t pu chip enable to power up time 90 90 90 ns t pd chip disable to power down time 10 10 10 ns ac electrical characteristicsread cycle (v cc = 5v 10%, all temperature ranges) (2) timing waveform of read cycle
pyx28hc64 - 8k x 8 eeprom page 4 document # eeprom107 rev or ac characteristicswrite cycle (v cc = 5v 10%, all temperature ranges) (2) symbol parameter -70 -90 -120 unit min max min max min max t whwl1 t ehel1 write cycle time 5 5 5 ms t avel t avwl address setup time 10 10 10 ns t elax t wlax address hold time 60 60 60 ns t wlel t elwl write setup time 0 0 0 ns t wheh write hold time 0 0 0 ns t ohel t ohwl oe setup time 10 10 10 ns t whol oe hold time 10 10 10 ns t eleh t wlwh we pulse width 60 60 60 ns t dveh t dvwh data setup time 50 50 50 ns t ehdx t whdx data hold time 10 10 10 ns t ehel2 t whwl2 byte load cycle time 0.2 2 0.2 2 0.2 2 s t elwl ce setup time 1 1 1 s t ovhwl output setup time 1 1 1 s t ehwh ce hold time 1 1 1 s t whoh oe hold time 1 1 1 s t ohav erase time 200 200 200 ms t wlwh2 chip erase time 150 150 150 ns v h high voltage for chip clear 12 13 12 13 12 13 v
pyx28hc64 - 8k x 8 eeprom page 5 document # eeprom107 rev or timing waveform of byte write cycle ( ce controlled) timing waveform of byte write cycle ( we controlled)
pyx28hc64 - 8k x 8 eeprom page 6 document # eeprom107 rev or timing waveform of page write cycle timing waveform of chip clear cycle
pyx28hc64 - 8k x 8 eeprom page 7 document # eeprom107 rev or write sequen ce for software data protection software seque n ce to de-activate software data protectio n
pyx28hc64 - 8k x 8 eeprom page 8 document # eeprom107 rev or ac test conditions truth table input pulse levels gnd to 3.0v input rise and fall times 10ns input timing reference level 1.5v output timing reference level 1.5v output load see figure 1 mode ce oe we i/o read v il v il v ih d out chip clear v il v ih v il x byte write v il v ih v il d in write inhibit x v il x high z / d out write inhibit x x v ih high z / d out standby v ih x x high z figure 1. output load
pyx28hc64 - 8k x 8 eeprom page 9 document # eeprom107 rev or ordering in formation
pyx28hc64 - 8k x 8 eeprom page 10 document # eeprom107 rev or side brazed dual i n-lin e package (600 mils) recta ng ular leadless chip carrier pkg # c5-1 # pins 28 (600 mil) symbol min max a - 0.232 b 0.014 0.026 b2 0.045 0.065 c 0.008 0.018 d - 1.490 e 0.500 0.610 ea 0.600 bsc e 0.100 bsc l 0.125 0.200 q 0.015 0.060 s1 0.005 - s2 0.005 - pkg # l6 # pins 32 symbol min max a 0.060 0.075 a1 0.050 0.065 b1 0.022 0.028 d 0.442 0.458 d1 0.300 bsc d2 0.150 bsc d3 - 0.458 e 0.540 0.560 e1 0.400 bsc e2 0.200 bsc e3 - 0.558 e 0.050 bsc h 0.040 ref j 0.020 ref l 0.045 0.055 l1 0.045 0.055 l2 0.075 0.095 nd 7 ne 9
pyx28hc64 - 8k x 8 eeprom page 11 document # eeprom107 rev or revisions document number eeprom107 document title pyx28hc64 - 8k x 8 eeprom rev issue date origin ator description of change or aug 2011 jdb new data sheet


▲Up To Search▲   

 
Price & Availability of PYX28HC64-12L32MB

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X